FIG. 1




FIG. 2

LOOP FREQUENCY	OPERATION OF DRC CONTROL UNIT 102	SOFTWARE TO BE EXECUTED
FIRST TIME	TEMPORARY DECISION	NORMAL SW
SECOND TIME	NORMAL SW ACQUISITION FINAL DECISION	NORMAL SW
THIRD TIME	DRC RECONFIGURATION	NORMAL SW
FOURTH TIME		DRC DRIVER SW
FIFTH-n-TH TIME		DRC DRIVER SW

FIG. 3




FIG. 4




FIG. 5





FIG. 6








FIG. 8

(A)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	L001: STS MOV L002: DT MOV MOV MUL MOV STS SUB MOV ADD MOV ADD ADD BF L003: NOP	MACL,@-R15 #8,R0 R0 @R6,R3 @R5,R2 R3,R2 @R4,R1 MACL,R7 R7,R1 R1,@R5 @R4,R3 R3,R7 R7,@R4 #4,R4 #4,R5 L002
		@R15+,MACL

(B)

	<u>*</u>	
1	L002:	
2	DT	R0
2 3 4 5 6 7 8	MOV	@R6,R3
4	MOV	@R5,R2
5	MUL	R3,R2
6	MOV	@R4,R1
7	STS	MACL,R7
8	SUB	R7,R1
	MOV	R1,@R5
10	MOV	@R4,R3
11	ADD	R3,R7
12	MOV	R7,@R4
13	ADD	#4,R4
14	ADD	#4,R5
15	BF	L002

(C)

1	MOV	R6,dR6
2	MOV	R5,dR5
3	MOV	R4,dR4
4	L002a:	
5	MOV	@dR6,dR3
2 3 4 5 6 7	MOV	@dR5,dR2
	MOV	@dR4,dR1
8	DT	R0
9	MOV	dR1,@dR5
10	MOV	dR7,@dR4
11	NOP	, C
12	BF	L002a
13	MOV	dR5,R5
14	MOV	dR4,R4
15	JMP	L003

(D)

MOV ADD SUB	DATA TRANSFER INSTRUCTION ADDITION INSTRUCTION SUBTRACTION INSTRUCTION
MUL	MULTIPLICATION INSTRUCTION
DT	DECREMENT+BRANCH SET INSTRUCTION
BF	BRANCH INSTRUCTION
JMP	NONBRANCH INSTRUCTION
NOP	NO OPERATION
LDS	SYSTEM REGISTER LOAD
STS	SYSTEM REGISTER STORE
RTS	RETURN INSTRUCTION
R*	GENERAL REGISTER*
dR*	IORC*

FIG. 9






FIG. 10





10 / 12

FIG. 12




FIG. 13




FIG. 14




FIG. 15

